was by Samit Basu and 3 contributors
#80 in #verilog
Used in 3 crates
5KB 99 lines
Yosys synthesis support for RustHDL crate
~6MB ~115K SLoC