was by Samit Basu and 3 contributors
#88 in #fpga
10KB 147 lines
Xylinx Vivado support for the RustHDL crate
~6MB ~115K SLoC